

# Simulation Modeling and Performance Investigation of Cross switched T-type Multilevel Inverter

<sup>a</sup> Maqsood Ahmed, <sup>b</sup> Prof: Dr. Mukhtiar Ahmed Mahar, <sup>c</sup> Syed Shah Jibran, <sup>d</sup> Abdul Basit Bhutto
 <sup>a</sup> Mehran University of Engineering and Technology
 Corresponding author e-mail: (<u>maqsoodahmedchang@gmail.com</u>)
 [Received on: 17/05/2022 Accepted on: 30/05/2022 Published on: 07/06/2022]

Abstract — This paper presents and evaluates the performance of Cross Switched T-type (CT-type) MLI, which uses fewer (Eight) power electronic switches. The cross switched configuration is implemented by connecting two T-type modules back-to-back with the help of crossconnected switches. The novel configuration can be developed for both symmetrical and unsymmetrical voltage ratings. The model can be expanded to obtain higher voltage levels by cascading to the simple T-type configuration. The major contribution of this novel configuration is that negative voltage levels can be generated with the same configuration. The evaluation and performance investigation of CT-type is carried out with the alternate phase opposition disposition (APOD). The configuration and control approach has reduced the total harmonic distortion with high efficiency of output more effectively than other pulse width modulation techniques. The configuration and its control approach are executed on MATLAB/Simulink and the results are validated.

Index Terms— CT-type MLI, APOD, THD, MATLAB, T-Type.

### I. INTRODUCTION

WITH the advent of power electronics, MULTILEVEL inverters (MLIs) are highly developed power electronics topologies in the modern era [1]. MLIs are created by combining various switch and source configurations and arrangements. These configurations of power electric switches can be used to produce different levels of outputs voltage. The immense capability of MLIs to improve the efficiency of the system has made them attractive for medium and high-power applications. Plug-in electric vehicles, renewable sources, batteries, and capacitors may all be easily interfaced using Multilevel., which is a stimulating element. [2].

The MLIs have many advantages over conventional inverters, including high voltage levels, low total harmonic distortion (THDs), and higher modularity. There are three categories for traditional MLIs, which are flying capacitor, neutral point clamped, and Cascaded H-bridge. With the above-mentioned topologies, with the increase in the number of level count harmonics are reduced which improves the power quality but the amount of electronic power switches required to design the above topologies is high and for control, each switch requires gate drives that make the system complex.

An MLI topology in [5][6] has been proposed in which fewer power electronic components are used, but the number of passive components, also sources is increased, making the crafts system less effective. Another interesting approach was implemented for the traditional MLIs to increase the level count. The unequal dc sources were introduced, known as asymmetrical topology, which amplified several levels. The greater number of levels of output voltage was achieved with the reduced switch count [8] but that increased voltage stress on power electronic switches. In [12] researcher proposed a new topology to get balanced voltages and decrease the voltage stress of switches.

The researcher in [15] implemented scheme with reduced switch count and achieved a higher number of levels with an asymmetrical arrangement. Although through this method with very few numbers of devices counts greater number of levels were achieved, the basic purpose of MLIs was violated due to the utilization of each switch which causes the high voltage rating. Performance analysis and mitigation of harmonics in the power system significantly improve the power quality being delivered to the consumers. So, this research gap motivated us to highlight the most appropriate method employing experimental investigation.

This paper proposes a CT-Type MLI topology that maximizes the output voltage with very high resolution. The configuration of the semiconductor device is done smartly to achieve desired levels with economical topology. The design of the proposed topology utilizes two back-to-back T-type modules to synthesize the nine-level output. The arrangement has eight power electronic switches with four equal dc sources. The core advantage of cross switched T type is that it does not use extra power electronic components to synthesize negative voltage levels. In the interesting configuration nine levels are produced in such a manner that four are positive, four are negative, and one is zero level. This smart approach not only reduces complexity but also works without a selfbalancing bridge and reduces voltage stress.

# II. WORKING PRINCIPLE OF CROSS-SWITCHED T-TYPE (CT) MULTILEVEL INVERTER

# A. Module Configuration

The CT-type model is created by combining two T-type modules back-to-back. In each T-type module, there are two unidirectional switches, one bidirectional switch, and two dc

sources. The DC sources are wired so that their anodes do not come into contact with a positive DC supply, it ensures that diodes will not conduct. The bidirectional switches are required to block the current flowing from both polarities so that they prevent short circuits to occur. Each fundamental module produces three-level output. The fundamental modules are called L and R. The L and R modules of the T-type are connected back-to-back by two cross-connected switches. Each T-type modules have three points and are termed X, Y, and Z. The cross-connected switches are coupled with T-type modules. They are coupled in such a manner that the upper point of the L module is connected to the lower point (Z) of the R module. At the middle point of each module, the load is connected. The configuration is cleverly employed to generate a variety of output voltage levels since it uses fewer power electronic switches. The above-proposed circuit topology can easily be expanded to generate an increased level count, that reduce THDs to a significant value.



#### B. Working Principle of MLI

As shown in figure 1, the configuration consists of four equal dc sources along with ten MOSFETs with feedback diode. the nine-level output voltage is obtained from the configuration. The above configuration is designed to assign different paths to current for each dc source. The circuit configuration does not involve additional H bridge circuitry to generate negative voltage as the dc sources of both modules are connected in such a way to ensure the correct operation the switching arrangement is done in such a manner that the anode must not be connected with the positive terminal of the dc supply.it should also be ensured that the cross-connected switches do not operate simultaneously. In the symmetrical operation as mentioned earlier that the dc sources carry equal magnitude so (E1L = E2L = E1R = E2R = E. One of the benefits of the proposed scheme is that the switching elements for every polar level are identical. Consequently, the topology is termed a self-balancing bridge. The switches connected on the same arm (S1, S2) & (S3, S4) nor cross-connected switches (S5, S6) are not operated simultaneously. That results the above configuration having some switching in redundancies. This phenomenon is useful as reduced switching is possible with few changes in switching states, which are useful characteristics for space vector modulation.

# C. Development of Simulation Model of Proposed Topology

The proposed configuration is implemented on the MATLAB Simulink. As shown in figure 2, the configuration

contains eight switches among which two are bidirectional. Each switch requires a gate driver. The number of output levels can be raised by symmetrically increasing the dc sources. To calculate the number of levels, the equation is expressed as

$$N = 2n + 1 \qquad (1)$$
  
And the maximum gain can be obtained as  
$$Vm = n * Vdc \qquad (2)$$

The number of levels is N, while the number of DC sources is n.



Fig 2a MATLAB Model Of CT-Type MLI



Fig 2b Control Unit of Proposed Topology

Modes	The various States Of Switching							
V <sub>BB</sub>	$\dot{S}_1$	$\dot{S}_2$	₿3	Ż4	Ż5	$\dot{S}_6$	Ż <sub>7</sub>	$\dot{S}_8$
4 E	✓	×	×	✓	×	✓	×	×
3 E(a)	✓	×	×	×	×	✓	×	✓
3 E(b)	×	×	×	✓	×	✓	✓	×
2 E(a)	✓	×	✓	×	×	✓	×	×
2 E(b)	×	~	×	✓	×	✓	×	×
2 E(c)	×	×	×	×	×	✓	✓	✓
E (a)	×	×	✓	×	×	✓	✓	×
E (b)	×	~	×	×	×	✓	×	✓
0 (a)	×	~	✓	×	×	✓	×	×
0 (b)	×	~	×	✓	✓	×	×	×
-E (a)	×	×	×	✓	✓	×	✓	×
-E (b)	~	×	×	×	✓	×	×	✓
-2 E(a)	×	×	×	×	✓	×	✓	✓
-2 E(b)	×	✓	×	✓	✓	×	×	×
-2 E(c)	~	×	✓	×	✓	×	×	×
-3 E(a)	×	✓	×	×	✓	×	×	$\checkmark$
-3 E(b)	×	×	$\checkmark$	×	$\checkmark$	×	$\checkmark$	×
-4 E	×	✓	✓	×	$\checkmark$	×	×	×

 TABLE I symmetrical Switching Pattern for different states

#### **III. CONTROLLING SCHEME**

To control the switching of MLI topologies mainly control techniques are classified into two categories namely high-frequency modulation and low-frequency modulation. PWM is a high-frequency modulation technique that includes antiphase disposition (APD), anti-phase disposition (APD), carrier overlap (CO), and variable frequency (VF). [19,20,23,24]. For the proposed configuration CT-type MLI phase opposition disposition (POD) control scheme is carried out. In the POD (N-1), carriers are used to generate the N number of levels.

Alternate Phase Opposition disposition:

To generate nine-level from the proposed symmetrical configuration the APOD control scheme is implemented to produces a better harmonic spectrum. The configuration generated nine-level output so the number of carriers used is eight. Each carrier signal has a 1kHz frequency and the reference signal has a frequency of 50HZ. The carrier signal is compared to the reference signal as per switching in the APOD technique. In the APOD technique the switching signals are conjugates of the other signals. They are exactly out of phase of each other. In this topology there are eight switching signals.

The above control scheme is implemented on MATLAB SIMULINK to generate nine-level output. The switching pattern is illustrated below.



Fig 3 Switching Signals of POD Technique



Fig 4 APOD Technique's Output

# IV. RESULTS AND DISCUSSION

As shown in figure 2, a simulation model was created using MATLAB/Simulink software to validate the results and analyze the performance of CT-type MLI. Table II shows the circuit parameters for the symmetrical operation. The model is executed and the results for the nine-level CT-type MLI are shown in figure 5. The fast Fourier transform (FFT) analysis is done to analyze the harmonic spectrum of output waveforms as shown in figure 6&7. The voltage levels used at L and R modules are equal, and the step size of staircase output will be equal to the E=10V. the maximum voltage obtained from the results is 40.1V, which validates the high performance of the configuration. The THD (total harmonic distortion) after implementing the control topology is reduced to 22.4% as shown in the figure 6. The harmonic distortion of the current has been reduced to the 6.69% as shown in figure 7. It is validated the CT-type topology has performed satisfactory performance with the APOD control scheme and the THD of the system is reduced to a greater extent with reduced complexity.



Fig 6 fast Fourier transform (FFT) Analysis of Output Voltage CT-Type Converter



Fig 7 fast Fourier transform (FFT) Analysis of Current CT-Type Converter

### V. CONCLUSION

The study presents the novel configuration of MLI to produce the high number of output levels named CT-type MLI. The setup is highly efficient and can be employed in a variety of high and medium applications. One of the foremost pros of CT-type is that it not only increases the reliability of the system but also reduces complexity, as negative voltage can also be generated from the same configuration without utilizing extra switches by only varying the switching states. The model can also be easily extended to generate a greater number of levels. It is also shown from the results that the THD of an inverter is reduced to a greater extent (22.4%). The symmetrical operation also introduces switching redundancies which are helpful during power failure.

#### REFERENCES

- M. di Benedetto, A. Lidozzi, L. Solero, F. Crescimbini, and P. J. Grbovic, "Five-level E-type inverter for gridconnected applications," IEEE Trans. Ind. Appl., vol. 54, no. 5, pp. 5536\_5548, Sep. 2018
- [2] Krishna, R.A.; Suresh, L.P. A Brief Review on Multi-Level Inverter Topologies. In Proceedings of the 2016 International Conference on Circuit, Power and Computing Technologies (ICCPCT), Nagercoil, India, 18–19 March 2016; pp. 1–6
- [3] J. Napoles, A. J. Watson, and J. J. Padilla, "Selective harmonic mitigation technique for cascaded H-bridge

converter with non-equal dc-link voltages," IEEE Trans. Ind. Electron., vol. 60, no. 5, pp. 1963–1971, May 2013.

- [4] El-Hosainy, A., Hamed, H. A., Azazi, H. Z., & El-Kholy, E. E. (2017, December). A review of multilevel inverter topologies, control techniques, and applications. In 2017 Nineteenth International Middle East Power Systems Conference (MEPCON) (pp. 1265-1275). IEEE.
- [5] Nguyen, Minh-Khai, and Tan-Tai Tran. "Quasi cascaded H-bridge five-level boost inverter." *IEEE Transactions* on industrial electronics 64, no. 11 (2017): 8525-8533.
- [6] Gao, Fei. "An enhanced single-phase step-up five-level inverter." *IEEE Transactions on Power Electronics* 31, no. 12 (2016): 8024-8030
- [7] Meraj, S. T., Hasan, K., & Masaoud, A. (2019). A novel configuration of cross-switched T-type (CT-type) multilevel inverter. IEEE Transactions on Power Electronics, 35(4), 3688-3696.
- [8] Batool, B. A., Noor, M., & Athar, S. O. (2018, September). A Study of Asymmetrical Multilevel Inverter Topologies with Less Number of Devices and Low THD: A Review. In 2018 International Conference on Power Generation Systems and Renewable Energy Technologies (PGSRET) (pp. 1-6). IEEE.
- [9] Shankar, J. G., & Edward, J. B. (2016, March). A 15level asymmetric cascaded H bridge multilevel inverter with less number of switches for photovoltaic system. In 2016 International Conference on Circuit, Power and Computing Technologies (ICCPCT) (pp. 1-10). IEEE.
- [10] Siddique, M. D., Mekhilef, S., Shah, N. M., & Memon, M. A. (2019). Optimal design of a new cascaded multilevel inverter topology with reduced switch count. IEEE Access, 7, 24498-24510.
- [11] Ramesh, H. R. (2019, March). Design of New Cascaded Multilevel Inverter Topology. In 2019 IEEE 5th International Conference for Convergence in Technology (I2CT) (pp. 1-6). IEEE.
- [12] Bana, P. R., Panda, K. P., Padmanaban, S., Mihet-Popa, L., Panda, G., & Wu, J. (2020). Closed-Loop Control and Performance Evaluation of Reduced Part Count Multilevel Inverter Interfacing Grid-Connected PV System. IEEE Access, 8, 75691-75701.
- [13] E. Babaei, S. Alilu, and S. Laali, "A new general topology for cascaded multilevel inverters with reduced number of components based on developed H-bridge," *IEEE Trans. Ind. Electron.*, vol. 61, no. 8, pp. 3932– 3939, Aug. 2014.
- [14] R. Zeng, L. Xu, L. Yao, and S. J. Finney, "Analysis and control of modular multilevel converters under asymmetric arm impedance conditions," *IEEE Trans. Ind. Electron.*, vol. 63, no. 1, pp. 71–81, Jan. 2016.
- [15] P. Sochor and H. Akagi, "Theoretical comparison in energy-balancing capability between star- and deltaconfigured modular multilevel cascade inverters for utility-scale photovoltaic systems," *IET Trans. Power Electron*, vol. 31, no. 3, pp. 1980–1992, Mar. 2016.
- [16] E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J.Adabi, "An envelope type (E-type) module: Asymmetric multilevel inverters with reduced

components," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7148–7156,

- [17] R. Sundar, C. Gnanavel, P. Muthukumar (2019). A Unique Single Source Nine Level Inverter with Reduced Switching Devices for Single Phase AC Applications International Journal of Engineering and Advanced Technology, Vol. 9, pp. 4098-4101
- [18] Yarlagadda, A. K., kumar Eate, V., Babu, Y. K., & Chakraborti, A. (2018, November). A Modified Seven Level Cascaded H Bridge Inverter. In 2018 5th IEEE Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering (UPCON) (pp. 1-6). IEEE.
- [19] Ali shah RS, Hosseini SH. A new multilevel inverter structure for high-power applications using multi-carrier PWM switching strategy. International Journal of Power Electronics and Drive Systems. 2015; 6(2), 318–325
- [20] Choi WS, Nam HK, Park SJ. Single-phase multilevel PWM inverter based on H-bridge and its harmonics analysis. Journal of Power Electronics. 2015; 15(5), 1227–1234.
- [21] Mahar MA, Larik AS, Shah A. Impacts on power factor of ac voltage controllers under nonsinusoidal conditions. Mehran University Research Journal of Engineering and Technology. 2012; 31(2), 297–300. <u>http://publications.muet.edu.pk/research\_papers/pdf/pdf6 34.pdf</u>
- [22] Mahar MA, Uqaili MA, Larik AS. Harmonic analysis of ac-dc topologies and their impacts on power systems. Mehran University Research Journal of Engineering & Technology. 2011; 30(1), 173–178. <u>https://pdfs.semanticscholar.org/3415/9e0ee1619c0e9041</u> <u>fb3496cdf8efc5426bcf.pdf</u>
- [23] Chattopadhyay SK, Chakraborty C. Performance of three-phase asymmetric cascaded bridge (16: 4: 1) multilevel inverter. IEEE Transactions on Industrial Electronics. 2015; 62(10), 5983– 5992. DOI: 10.1109/TIE.2015.2424191.
- [24] Naderi, Roozbeh, and Abdolreza Rahmati. "Phase-shifted carrier PWM technique for general cascaded inverters." *IEEE Transactions on power electronics* 23, no. 3 (2008): 1257-1269.
- [25] Vemuganti, Hari Priya, Dharmavarapu Sreenivasarao, and Ganjikunta Siva Kumar. "Improved pulse-width modulation scheme for T-type multilevel inverter." *IET Power Electronics*10, no. 8 (2017): 968-976.