

# Performance Assessment of Hybrid Multilevel Inverter with Bipolar Multicarrier Technique

Aizaz Ali<sup>1</sup>, Syed Hadi Hussain<sup>2</sup>

Department of Electrical Engineering, Mehran University of Engineering and Technology, Jamshoro<sup>1</sup>

Department of Electrical and computer Engineering, Muhammad Ali Jinnah University, Karachi<sup>2</sup>

Corresponding author e-mail: ([engr.aizazali@gmail.com](mailto:engr.aizazali@gmail.com))

[Received on: 14/05/2023 Accepted on: 01/06/2023 Published on: 21/06/2023]

**Abstract**— Inverters have gained much popularity in last few decades. With regard to efficiency and less complicated circuits, there are numerous inverter topologies. This paper primarily focuses on reducing the number of devices in an inverter using the proposed topology. This study presents performance analysis of hybrid MLI using phase disposition bipolar multicarrier technique with improved efficiency in MATLAB/SIMULINK. The major concern of this project is to evaluate the performance of hybrid MLI topology having reduced number of semiconductor switches and comparatively high efficiency from the conventional topologies.

**Index Terms**— Hybrid MLI, Phase Disposition, total harmonic distortion, pulse width modulation (PWM).

## I. INTRODUCTION

CONVERTER that generates AC power from DC power is known as an inverter. The output retrieved from these inverters often produce constant frequency and Voltage. Inverters have many useful applications in different power electronic circumstances. It is highly used for the inversion of battery power to sinusoidal Alternating Current (AC) and the same AC voltage is stepped up and sent in the form of rectified (HVDC) transmission over a long distance In practical it produces non-sinusoidal output because of harmonic distortion. Harmonics in output are reduced with increase in voltage levels at output, with help of switching of power switches along with other switching techniques. Multilevel inverters are the most often used in power electronics because they have lower harmonic distortion and radio frequency interference. Colak, Kabalci, and Bayindir [3]. The power electronic studies explicitly state that increasing number of levels improves the performance of multilevel waveforms. Different topologies have been created in multilevel inverters to lower the number of devices without sacrificing performance. It is possible to control an inverter's output with fewer distortion losses by using the proper pulse width modulation algorithms. Two categories of symmetric and asymmetric DC sources make up the input DC sources. J. Dixon and J. Pereda [9]. When symmetric sources are taken into account, all DC sources have the same magnitude. In

contrast, the input DC sources of the level generating mode and the auxiliary module are of different magnitudes in the asymmetric category.

Over the past few decades, multilevel inverters (MLIs) have become incredibly popular. To lower overall harmonic distortion and boost power quality and output waveform, researchers are attempting to explore for an increasing number of levels. Although the less distorted waveform is quite close to a perfect sinusoidal wave, there will always be some distinguishing features. The number of components and switching losses rise as the number of voltage levels and switching devices increases.

This paper is structured as follows. Section II deals with the MATLAB simulation of hybrid nine level multilevel inverter along with working principle. In section III, bipolar multicarrier pulse width modulation technique is explained which is used in this paper. Output voltage and its total harmonic distortion is discussed in section IV. In section V, conclusion is discussed.

## II. PROPOSED HYBRID MULTILEVEL INVERTER

The proposed hybrid MLI uses less switches to provide a greater number of levels. It enables the several dc voltage sources to run in parallel. MATLAB /SIMULINK model of proposed hybrid multilevel inverter is mentioned in Fig. 1.




Fig: 1 MATLAB/SIMULINK Model of proposed hybrid multilevel inverter.

Simply integrating two or more different topologies results in hybrid MLI. Compared to typical multilevel inverters, it has fewer components and carrier signals. It also offers less switching disturbances than traditional MLIs. As a result, there is less voltage stress across the IGBTs. The hybrid MLI topology may generate more output voltage levels while utilizing less power switches and dc voltage sources. It is made up of three components: a polarity-changing unit, an auxiliary module, and a level generation module. Positive polarity voltage is produced by the level generation module. After the LGM, an auxiliary module is attached to create more levels at the output. Positive and negative voltage levels can be achieved at the output by using a polarity changing unit.

### Working Principle

The model has four DC input sources ( $V_{dc}$  and  $V_a$ ), each of which provides 30 volts of voltage. The magnitude of the DC voltage sources linked in the level generator module and auxiliary module determines the output levels. I focused on symmetrical setup, where  $V_{dc} = V_a$  in this mode. As a result,  $N=(K+2)+1$ , where  $K$  is total number of levels, is presented as the number of output levels. This architecture uses 12 switches for the two cells, as determined by  $N_s = 3(k + 2)$ . For the proposed hybrid MLI to work in parallel, the size of the DC sources connected to the LGM must be equal. The operating modes are chosen in accordance with the IGBT switching frequencies, which regulate the operating circumstances of the active devices. The load receives nine levels of output voltage:  $V_{dc}$ ,  $2V_{dc}$ ,  $3V_{dc}$ ,  $4V_{dc}$ , and zero for  $E1=E2=V_{dc}$ . For every positive output voltage levels at the output, switches  $H1$  and  $H4$  are always in conducting state, while  $H2$  and  $H3$  are in blocking states. For every negative output voltage levels switches  $H2$  and  $H3$  are in ON condition. However,  $H1$  and  $H4$  must be in OFF states. Only  $H2$  and  $H3$  conduct currents in mode 1, while all other switches are in the off position. Hence there is no current will flow through the load because power switch work in complementary pairs. In mode-2,  $S1/S3$ ,  $S4/S6$ ,  $Sa2$ ,  $H1$  and  $H4$  conduct and remaining all switches in off state,  $V_{dc}$  will appear at the output. In mode-3,  $S2$ ,  $S4/S6$ ,  $Sa2$ ,  $H1$  and  $H4$  conduct the current and remaining switches are in off state, while  $2V_{dc}$  will appear across the load. For mode-4,  $S2$ ,  $S5$ ,  $Sa2$ ,  $H1$  and  $H4$  conduct the current and remaining switches are in off state, due to these switches  $3V_{dc}$  will appear across the load. In mode-5,  $S2$ ,  $S5$ ,  $Sa1$ ,  $H1$  and  $H4$  switches conduct and remaining switches are in blocking condition while  $4V_{dc}$  will appear at the load. Moreover, in other modes current flow through different switches and voltages appear at the output in reverse direction.

### III. BIPOLAR MODULATION CONTROL SCHEME




Fig: 2 PD Sinusoidal PWM technique

The regulation of an inverter with regard to its voltage and current is carried out using pulse width modulation techniques. The phase disposition PWM control scheme is used in proposed hybrid multilevel inverter. All carrier signals are in phase with one another both above and below the reference position value of zero. The upper four carrier waves are utilized to produce the positive signal, while the bottom four carrier waves are used to produce the negative peak of the inverter. A sine wave is used as the reference signal. Since there are eight carrier signals in this case, nine levels are generated ( $N= n+1$ ), where  $N$  is the number of levels and  $n$  is the carrier signals. The utilization of eight carrier signals results the nine output voltage levels. Triangular waveforms with a carrier frequency of 1 kHz constitute the carrier signal. The carrier waveforms are built in the shape of phase arrangement. The sine wave with a frequency of 50 Hz is used as the benchmark. According to the change in the carrier signal, an AC waveform is generated.




Fig: 3 Control signals

If the carrier signal's value is higher than the zero reference, it is represented as  $c + k(t)$  ( $k = 1, 2$ ), and if it is lower, it is denoted as  $c - k(t)$  ( $k = 1$ ). Comparator compares and outputs "k" when reference signal value is greater than carrier  $c + k(t)$ ; otherwise, it outputs "k-1." When the reference value rises over the carrier's  $c - k(t)$ , the comparator compares both and outputs "(k-1)" otherwise, it outputs "k." By combining the acquired signals,  $a(t)$ , an aggregated signal, is produced. The

output of the comparator is delivered to the switches in accordance with the level after comparing signal a(t) with constant required voltage levels.

IV. OUTPUT VOLTAGE WAVEFORMS AND TOTAL HARMONIC DISTORTION (THD)




Fig: 4 Output Voltage Waveforms

Fig. 4 shows the output waveforms of a single phase, nine level hybrid MLI with a 50 Hz fundamental frequency. Using a symmetrical arrangement of the phase disposition carrier method, the proposed topology's output voltage is demonstrated. Based on switching frequency of 1 kHz and modulation index 1, the resistive load generates the nine level output voltage.




Fig:5 Output Voltage THD

According to Fig. 5, the output voltage's overall harmonic distortion is 14.15 percent. A 50Hz fundamental frequency is used to create the harmonics, which are then sampled at a Nyquist frequency. The harmonic order is indicated at the x-axis, while the harmonic magnitude is indicated at the y-axis.

Table: I Comparative analysis between previous work and proposed work

Topology	$F_r$	$F_s$	No: of Switches	Number of Output levels	%THD
Previous Work	50	1 KHz	12	7	15.5
Proposed Work	50	1 KHz	12	9	14.15

In this table. The two proposed works are contrasted with earlier research on hybrid MLI. The designed model is being examined using traditional topology in relation to the quantity of devices, output voltage ranges, and THD. The data clearly shows that the proposed topology generates nine levels at the output when the same number of components are used, which lowers THD levels as well.




Fig: 6 Comparison of THD

The THD value of the suggested hybrid MLI is clearly lower than that of earlier work, as can be shown in fig. 6. A smaller filter is needed when THD is lower.

V. CONCLUSION

In this research work, a new single-phase hybrid MLI is proposed with a symmetrical configuration. A new topology is introduced with PD level shifted multicarrier switching scheme to produce nine level at the output voltage waveform, the main concern is to reduce the amount of power switches and input DC sources. Analysis of the suggested topology reveals that it requires significantly fewer power switches and has less complicated gate driver circuitry when compared to standard designs. With the functioning of many dc voltage sources in series and parallel, this offers sufficient flexibility for larger voltage and power requirements. The THD value of proposed hybrid MLI is lower than previous work done, lower THD results in smaller filter requirement. It is also observed that the levels at the output increases, THD decreases. The switched DC architecture is quite promising, according to the

scientific method based on losses and switch cost. Where isolated DC sources are convenient and can handle an inductive load, the proposed topology can be successfully implemented. Up to a certain point, the number of devices can be decreased.

## REFERENCES

- [1] Bassi, Hussain Mohammad, and Zainal Salam. "A new hybrid multilevel inverter topology with reduced switch count and dc voltage sources." *Energies*, vol.12, no. 6, pp. 977, 2019.
- [2] M. Malinowski, J. Rodriguez, and M. A. Pérez, "A survey on cascaded multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2197–2206, 2010.
- [3] I. Colak, E. Kabalci, and R. Bayindir, "Review of multilevel voltage source inverter topologies and control schemes," *Energy Conversion and Management* vol. 52, no. 2, pp. 1114–1128, 2011.
- [4] K. K. Gupta and S. Jain, "A novel multilevel inverter based on switched DC sources," *IEEE Trans. Ind. Electron.*, vol. 61, no. 7, pp. 3269–3278, 2014.
- [5] K. Ding, K. W. E. Cheng, and Y. P. Zou, "Analysis of an asymmetric modulation method for cascaded multilevel inverters," *IET Power Electron.*, vol. 5, no. 1, p. 74, 2012.
- [6] Y. Hinago and H. Koizumi, "A single-phase multilevel inverter using switched series / parallel DC voltage sources," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2643–2650, 2010.
- [7] A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, "A hybrid cascaded converter topology with series-connected symmetrical and asymmetrical diode clamped h-bridge cells," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 51–65, 2011.
- [8] Susheela, Nunsavath & Kumar, Peddapelli, "Performance Evaluation of Multicarrier Based Techniques for Single Phase Hybrid Multilevel Inverter using Reduced Switches". *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 7, no. 3, pp. 676-686, 2017.
- [9] J. Pereda and J. Dixon, "Cascaded multilevel converters: optimal asymmetries and floating capacitor control," *IEEE Trans. Ind. Electron*, vol. 60, no. 11, pp. 4784–4793, 2013.
- [10] A. K. Sadigh, S. H. Hosseini . Sabahi and G. B. Gharehpetian, "Double Flying Capacitor Multicell Converter Based on Phase-Shifted Pulse width Modulation," in *IEEE Transactions on Power Electronics*, vol. 25, no. 6, pp. 1517-1526, June 2010,
- [11] S. K. Chattopadhyay and C. Chakraborty, "A new multilevel inverter topology with self-balancing level doubling network," *IEEE Trans. Ind. Electron.*, vol. 61, no. 9, pp. 4622–4631, 2014.
- [12] J. I. Leon, S. Kouro, L. G. Franquelo, J. Rodriguez and B. Wu, "The Essential Role and the Continuous Evolution of Modulation Techniques for Voltage-Source Inverters in the Past, Present, and Future Power Electronics," in *IEEE Transactions on Industrial Electronics*, vol. 63, no. 5, pp. 2688-2701, 2016.
- [13] Roshankumar, P., R. S. Kaarthic, K. Gupakumar, Jose I. Leon, and L. G. Franquelo. "A seventeen-level inverter formed by cascading flying capacitor and floating capacitor H-bridge." *IEEE Trans. Power Electron* vol. 30, no. 7, pp. 3471-3478, 2015.
- [14] S. Vijayalakshmi et al., "A Hybrid Multilevel Inverter for Electric Vehicle Applications," 2021 2nd International Conference for Emerging Technology (INCET), 2021, pp. 1-5, doi: 10.1109/INCET51464.2021.9456364.
- [15] P. Vimala, S. Jaisiva and T. Gokulapriya, "Design of Multilevel Inverter Topology for Cascaded Voltage Source Architectures," 2021 International Conference on System, Computation, Automation and Networking (ICSCAN), 2021, pp. 1-6, doi: 10.1109/ICSCAN53069.2021.9526344.
- [16] L. K. Haw, N. A. Jefry and W. K. Ing, "The New Hybrid Multilevel Inverter with Reduced Number of Switches," 2021 IEEE 11th International Conference on System Engineering and Technology (ICSET), 2021, pp. 337-341, doi: 10.1109/ICSET53708.2021.9612532.
- [17] Z. E. Abdulhamed, A. H. Esuri and N. A. Abodhir, "New Topology Of Asymmetrical Nine-Level Cascaded Hybrid Bridge Multilevel Inverter," 2021 IEEE 1st International Maghreb Meeting of the Conference on Sciences and Techniques of Automatic Control and Computer Engineering MI-STA, 2021, pp. 430-434, doi: 10.1109/MI-STA52233.2021.9464511.
- [18] S. Jeyasudha and B. Geethalakshmi, "Performance Analysis of Reduced Switch Boost Multilevel Hybrid Converter," 2018 4th International Conference on Electrical Energy Systems (ICEES), 2018, pp. 14-19, doi: 10.1109/ICEES.2018.8442395.
- [19] Hussain, S.H., Fatima, K. and Jiskani, S., 2018. Choosing Proper Power Device for Biomedical Equipment (Total Harmonic Distortion Analysis between Two, Three, Five, Seven and Nine Level Inverters Using Fiteration Scheme). *University of Sindh Journal of Animal Sciences*, 2(3), pp.10-14.
- [20] Hua, L.G., Memon, Q.A., Shaikh, M.F., Shaikh, S.A., Rahimoon, R.A., Shah, S.H.H. and Qadir, A., 2022. Comparative Analysis of Power Output, Fill Factor, and Efficiency at Fixed and Variable Tilt Angles for Polycrystalline and Monocrystalline Photovoltaic Panels—The Case of Sukkur IBA University. *Energies*, 15(11), p.3917.
- [21] Hussain, S.H., Soomro, J., Shah, A. and Shah, A.A., Comparative Analysis between Five Level Conventional and Modified Cascaded H-Bridge Five Level Inverter Using Multicarrier Pulse width Modulation Techniques.
- [22] Soomro, J., Qasmi, E.A., Chachar, F.A., Ansari, J.A. and Soomro, S.A., 2018, March. Comparative analysis of level shifted PWM techniques for conventional and modified cascaded seven level inverter. In 2018 International Conference on Computing, Mathematics and Engineering Technologies (iCoMET) (pp. 1-6). IEEE.
- [23] Ahmed, M., Sheir, A. and Orabi, M., 2018. Asymmetric cascaded half-bridge multilevel inverter without polarity

changer. Alexandria engineering journal, 57(4), pp.2415-2426.

- [23] Mahar, Mukhtiar Ahmed, Muhammad Aslam Uqaili, and Abdul Sattar Larik. "Harmonic analysis of ac-dc topologies and their impacts on power systems." Mehran University Research Journal of Engineering & Technology 30.1 (2011): 173-178.
- [24] Qureshi, Muhammad Razaullah, Mukhtiar Ahmed Mahar, and Abdul Sattar Larik. "Harmonic Analysis and Design of LC Filter for a Seven-level Asymmetric Cascaded Half Bridge Multilevel Inverter." International Journal of Electrical Engineering & Emerging Technology 3, no. 2 (2020): 52-58.