

# Simulation and Evaluation of Cross Switched CT type Multilevel Inverter

<sup>a</sup>Noor Ul Ain, <sup>b</sup>Abdul Basit, <sup>c</sup>Wahib Khalid

<sup>a,b,c</sup> University of Engineering and Technology

Corresponding author e-mail: ([noorulaink99@gmail.com](mailto:noorulaink99@gmail.com))

[Received on: 11/05/2023 Accepted on: 07/06/2023 Published on: 21/06/2023]

**Abstract** — A multilevel inverter is being used in modern power systems to make electricity reliable and stable. On the other hand, traditional multilevel inverters have disadvantages as well. This paper evaluates CT type cross switch multilevel inverters using eight switches. Implementation of cross switch is by connecting CT type back-to-back with the help of cross switches. This configuration can be used for both asymmetric and symmetric. The performance is evaluated by Phase disposition (PD) technique. This configuration has reduced THD while having high efficiency in comparison to other techniques. Execution of the model is on MATLAB/Simulink.

**Index Terms** — CT, MLI, PD, MATLAB, Simulink.

## I. INTRODUCTION

MULTILEVEL inverters are most well liked and one of the most widely used inverters in power electronics (PE). These MLI are being utilized with different category capacitors, diodes semiconductor switches, and DC supplies. This configuration can produce distinct voltage levels. MLI these characteristics has made it appealing in medium to high power system applications.

The MLI in comparison to a traditional inverter has many advantages which includes reduction in harmonics, high voltage levels, and less total harmonic distortion. Traditional MLI are distinguished into three types of Cascaded H-bridge (CHB), neutral point clamp (NPC) and flying capacitor (FC). Among the three categories CHB is in demand as it does not have the drawback of the remaining two. The main disadvantage of FC and NPC is usage of more capacitors, high switching losses and distorted DC voltage. These issues were less in CHB.

A multilevel inverter model in [4] has been given which is having less PE equipment. But passive components utilized is more making it less efficient. Another approach of researcher in [5] implemented a topology with less switches and obtained more number of voltage levels with asymmetrical arrangement. Though it achieved higher voltage level with less number of components but the basic purpose of MLI was violated because of switches which utilizes high voltage.

The conventional MLI can merge to develop hybrid MLI and produce increased voltages. These MLI fall under the asymmetric category. To expand the number of voltage levels with electronic components that consume less power, asymmetric MLI employs several dc voltage levels.. This topology can increase voltage levels exceptionally, but it disobeys the aim of designing switches with less voltage ratings for applications having high power consumption.

The configuration of CT-type MLI proposed in this paper is using MOSFETs (semiconductor switches) to produce maximum level of voltages ensuring high quality voltage. Also keeping in concern of minimum power component usage in the model making it economical. The design of the topology utilizes two T-type modules connected back-to-back to integrate nine level output. The key benefit of CT type switch is that it does not utilize extra power components to integrate negative voltage levels. The configuration has eight semiconductor switches along with four equal dc link sources. The output has four positive, four negative and one zero level. This approach reduces complexity as well as voltage stress and works without self-balancing.




Figure 1 T type module

## II. FUNDAMENTAL OPERATING OF CT-TYPE MLI

### A. Module Configuration

The fundamental T-type module establishes the CT type configuration. In two T-type modules each consist of two semiconductor switches with unidirectional, one bidirectional and two dc link sources. By obstructing bidirectional current,

the bidirectional switch limits the short circuit of dc sources, as depicted in Fig.1. Fundamental module can generate three level voltage output. The output can be measured at point A.

The proposed CT- type module is a combination of two T modules connected back-to-back. Two switches that have been crossed-connected create this arrangement. L and R refer to the two T type modules, respectively. There are three points in the modules: A, B, and C. From point A and L to point C and R, there are switches that are cross connected. Both modules' outputs are connected at locations B. By lowering power elements, the arrangement can generate distinct voltage levels. More voltage levels are expected to significantly minimize THD with lower switching frequency.




Figure 1 Proposed CT-type multilevel inverter

B. Fundamental Working of MLI

The CT type arrangement comprises ten MOSFETs with four dc supplies along with diodes as shown in fig 2. This configuration produces a nine level output voltage of equal magnitude with dc sources. Setting up various pathways for current from DC sources is the main concept behind this design. As the dc sources of the L and r modules are coupled in a fashion that provides negative voltage, preventing cross-switches from operating concurrently, this design does not use an H bridge. The cross-connected switches S5, S6, and the adjacent switches S1, S2, S3, and S4 are unidirectional. The L and R modules' central semiconductor switches can operate in either direction. The dc supply has the same magnitude since the setup is symmetric ( $V1=V2=V3=V4=E$ ). The switching order is chosen in a way that prevents the anode of diodes from being linked to the positive of the dc supply in order to conduct current. Moreover, adding a benefit as different switching components utilizes the same polar level in CT-type MLI making it self-balancing MLI. The semiconductor switches connected side by side can't operate simultaneously. This type of configuration is beneficial in space vector modulation as it requires minimum switching which reduces losses.

C. Development of Simulation Model of Proposed Topology

The Configuration proposed is executed on Simulink. The design consists of two bidirectional and six unidirectional

semiconductor switches with four dc supplies. The voltage level output can be increased by increasing symmetrical dc supplies. The voltage level can be calculated by the following equation:

$$N = 2n + 1 \quad (1)$$

And maximum voltage gain can be calculated by:

$$V_m = n \times V_{dc} \quad (2)$$

Where N is the number of levels, and n is the number of dc supplies.




Figure 2(a) CT type model on MATLAB Simulink




Figure 3(b) Proposed topology of control system

Table 1 Symmetrical switching operation table

Modes	Modes of the various states of switching							
$V_{BB}$	S1	S2	S3	S4	S5	S6	S7	S8
4E	✓	×	×	✓	×	✓	×	×
3E (a)	✓	×	×	×	×	✓	×	✓
3E (b)	×	×	×	✓	×	✓	✓	×
2E (a)	✓	×	✓	×	×	✓	×	×

<b>2E (b)</b>	×	✓	×	✓	×	✓	×	×
<b>2E (c)</b>	×	×	×	×	×	✓	✓	✓
<b>E (a)</b>	×	×	✓	×	×	✓	✓	×
<b>V<sub>BB</sub></b>	<b>S<sub>1</sub></b>	<b>S<sub>2</sub></b>	<b>S<sub>3</sub></b>	<b>S<sub>4</sub></b>	<b>S<sub>5</sub></b>	<b>S<sub>6</sub></b>	<b>S<sub>7</sub></b>	<b>S<sub>8</sub></b>
<b>E(b)</b>	×	✓	×	×	×	✓	×	✓
<b>0 (a)</b>	×	✓	✓	×	×	✓	×	×
<b>0 (b)</b>	×	✓	×	✓	✓	×	×	×
<b>-E (a)</b>	×	×	×	✓	✓	×	✓	×
<b>- E (b)</b>	✓	×	×	×	✓	×	×	✓
<b>-2E(a)</b>	×	×	×	×	✓	×	✓	✓
<b>-2E(b)</b>	×	✓	×	✓	✓	×	×	×
<b>-2E (c)</b>	✓	×	✓	×	✓	×	×	×
<b>-3E (a)</b>	×	✓	×	×	✓	×	×	✓
<b>-3E (b)</b>	×	×	✓	×	✓	×	✓	×
<b>-4 E</b>	×	✓	✓	×	✓	×	×	×

III. CONTROL TECHNIQUE


For controlling switching of multilevel inverters are divided into two types on the basis of frequency as low frequency modulation and high frequency modulation. Pulse width modulation is a high frequency modulation technique that is further classified into phase disposition (PD-PWM), phase opposition disposition (POD-PWM) and alternative phase opposition disposition (APOD-PWM). for the proposed model of CT- type multilevel inverter phase disposition technique is utilized. These level shift PWM techniques N-1 carrier signals are used which are vertically shifted. it produces N number of levels.

Phase Disposition technique:

The number of carriers utilized are eight to produce 9 level output. The proposed symmetrical model PD-PWM control technique is used to produce nine levels. This scheme is used to have a desirable harmonic spectrum. Every carrier signal has one kilohertz frequency with the reference signal having fifty Hertz frequency. Comparison of carrier signal is made with reference signal as per requirement of switching scheme PD-PWM. In the PD technique all switching signals are in phase.

This scheme is performed on MATLAB Simulink to

produce nine level output voltage. Switching order is shown in fig below.






Figure 3 PD technique for switching signals




Figure 4 Output of PD technique

#### IV. DISCUSSION AND RESULT

The configuration shown in fig3 is integrated using MATLAB Simulink to analyze and verify the results. The model implemented for nine level CT type MLI are shown in figure 6. The FFT analysis of the harmonic spectrum is analyzed of output waveforms as shown in fig 7 and 8. As the

source voltage for L and R are the same, each step size is also equal (step size=10V). The voltage obtained in output is 40V maximum.. This voltage output confirms high performance of the model. Total harmonic distortion (THD) of the model after control scheme PD is 14.40% and THD of current is 0.16% as shown in fig 8. After implementation of PD control technique the THD has decreased to great extent while reducing the complexity as well.

Table 2 Variables of CT type model

Configu ration	Voltage Output	V1=V2=V3 =V4=E	Frequency	Resistor
Symmet ric	40V	10V	1KHz	10ohms




Figure6 Output of CT type nine level model




Figure 7 FFT voltage output of CT type converter




Figure 5 FFT current output of CT type converter

## V. CONCLUSION

This paper presents a novel model of MLI that generates high voltage output levels namely CT-type multilevel inverter. The configuration is highly ordered and can be utilized in high and medium applications smoothly. One of the benefits of the design is that it reduces complexity and reliability of the system is improved. As negative voltage levels are also produced by the same configuration without using H-bridge. The design can be extended easily to have more output voltage levels. The THD of the system is also reduced as shown in result 14.40%. Switching redundancies is introduced by symmetrical operation which is beneficent during power failure issues.

## REFERENCES

- [1] Mahar, Mukhtiar Ahmed, Muhammad Aslam Uqaili, and Abdul Sattar Larik. "Harmonic analysis of ac-dc topologies and their impacts on power systems." *Mehran University Research Journal of Engineering & Technology* 30.1 (2011): 173-178.
- [2] Qureshi, Muhammad Razaullah, Mukhtiar Ahmed Mahar, and Abdul Sattar Larik. "Harmonic Analysis and Design of LC Filter for a Seven-level Asymmetric Cascaded Half Bridge Multilevel Inverter." *International Journal of Electrical Engineering & Emerging Technology* 3, no. 2 (2020): 52-58.
- [3] Arun, V., Prabhu, S., Prabakaran, N., & Shanthi, B. (2023a). Modified Structure 9-Level Inverter (MS9LI) With Reduced On-State Switches. *IEEE Canadian Journal of Electrical and Computer Engineering*, 46(1), 15–23. <https://doi.org/10.1109/ICJECE.2022.3222215>
- [4] Arun, V., Prabhu, S., Prabakaran, N., & Shanthi, B. (2023b). Modified Structure 9-Level Inverter (MS9LI) With Reduced On-State Switches. *IEEE Canadian Journal of Electrical and Computer Engineering*, 46(1), 15–23. <https://doi.org/10.1109/ICJECE.2022.3222215>
- [5] Bandela, S., Sandipamu, T. K., Vemuganti, H. P., Rangarajan, S. S., Collins, E. R., & Senjyu, T. (2023). An Efficacious Modulation Gambit Using Fewer Switches in a Multilevel Inverter. *Sustainability* 2023, Vol. 15, Page 3326, 15(4), 3326. <https://doi.org/10.3390/SU15043326>
- [6] Eswar, K. N. D. V. S., Doss, M. A. N., Vishnuram, P., Selim, A., Bajaj, M., Kotb, H., & Kamel, S. (2022). Comprehensive Study on Reduced DC Source Count: Multilevel Inverters and Its Design Topologies. *Energies* 2023, Vol. 16, Page 18, 16(1), 18. <https://doi.org/10.3390/EN16010018>
- [7] Geetha, R., & Ramaswamy, M. (2020). A new reduced switch count three phase multilevel inverter. *International Journal of Power Electronics*, 11(1), 20–37. <https://doi.org/10.1504/IJPELEC.2020.103948>
- [8] Gnanavel, C., & Vanchinathan, K. (2022). Review and design of modular multilevel inverter with modified

- multicarrier PWM techniques for solar PV applications. *Circuit World*, ahead-of-print(ahead-of-print). <https://doi.org/10.1108/CW-06-2021-0162/FULL/XML>
- [9] Goopta, R. Sen, & Bhattacharya, A. (2021). Reduced Switch 13 Level Inverter for Grid-Connected Applications. 2021 IEEE International Power and Renewable Energy Conference, IPRECON 2021. <https://doi.org/10.1109/IPRECON52453.2021.9640658>
- [10] Goopta, R. Sen, & Bhattacharya, A. (2022). Low and High Frequency Control Strategy for Asymmetrically Switched Cascaded Multilevel Inverter. <https://doi.org/10.1080/03772063.2022.2127939>
- [11] Kaliannan, T., Albert, J. R., Begam, D. M., & Madhumathi, P. (2021). Power Quality Improvement in Modular Multilevel Inverter Using for Different Multicarrier PWM. *European Journal of Electrical Engineering and Computer Science*, 5(2), 19–27. <https://doi.org/10.24018/EJECE.2021.5.2.315>
- [12] Kumar, R., Singh, B., & Kant, P. (2023). High Reliable Medium Voltage Drive with Reduced Component Count of Converters. *IEEE Transactions on Industry Applications*. <https://doi.org/10.1109/TIA.2023.3251968>
- [13] Mahato, B., Majumdar, S., Jana, K. C., Agrawal, A., & Shrivastava, A. (2022a). A Generalized Series-Connected Multilevel Inverter (MLI) Based on Reduced Power Electronic Devices for Symmetrical/Asymmetrical Sources. *Arabian Journal for Science and Engineering*, 48(5), 5907–5924. <https://doi.org/10.1007/S13369-022-07066-Z/TABLES/6>
- [14] Mahato, B., Majumdar, S., Jana, K. C., Agrawal, A., & Shrivastava, A. (2022b). A Generalized Series-Connected Multilevel Inverter (MLI) Based on Reduced Power Electronic Devices for Symmetrical/Asymmetrical Sources. *Arabian Journal for Science and Engineering*, 48(5), 5907–5924. <https://doi.org/10.1007/S13369-022-07066-Z/TABLES/6>
- [15] Muthukuri, N. K., & Mopidevi, S. (2021). Analysis of a Modified Switching Pattern for Packed U Cell-15 Inverter Topology with Advanced Level Shift Carrier Pulse Width Modulation Techniques. *Electrica*, 21(2), 272–282. <https://doi.org/10.5152/electrica.2021.20082>
- [16] Phukan, H., Debela, T., & Singh, J. (2022). A modified seven-level cross-connected PUC boost multilevel inverter with reduced cost factor and device count. *International Journal of Emerging Electric Power Systems*. <https://doi.org/10.1515/IJEEPS-2022-0141/MACHINEREADABLECITATION/RIS>
- [17] Raj, S., Mandal, R. K., & De, M. (2022). Analysis of Cross T-Type MLI using different Modulation Schemes. *Journal of The Institution of Engineers (India): Series B*, 103(1), 39–50. <https://doi.org/10.1007/S40031-021-00646-X/METRICS>
- [18] Rajan, P., & Jeevananthan, S. (2022). A new partially isolated hybrid output of multiport multilevel converter for photovoltaic based power supplies. *Journal of Energy Storage*, 45, 103436. <https://doi.org/10.1016/J.EST.2021.103436>
- [19] Saleh, A. A., Khalil Antar, R., & Al-Badrani, H. (2021). Design of new structure of multilevel inverter based on modified absolute sinusoidal PWM technique. *International Journal of Power Electronics and Drive Systems (IJPEDS)*, 12(4), 2314–2321. <https://doi.org/10.11591/ijpeds.v12.i4.pp2314-2321>
- [20] Schettino, G., Di Tommaso, A. O., Miceli, R., Nevoloso, C., Scaglione, G., & Viola, F. (2023). Dead-time impact on the harmonic distortion and conversion efficiency in a three-phase five-level Cascaded H-Bridge inverter: mathematical formulation and experimental analysis. *IEEE Access*. <https://doi.org/10.1109/ACCESS.2023.3262990>
- [21] Singh, A. K., Mandal, R. K., & Anand, R. (2023). A New Reduced Number of Components-Based Voltage Boosting Multilevel Inverter. *IEEE Transactions on Industry Applications*, 51(5), 468–479. <https://doi.org/10.1080/15325008.2023.2177776>
- [22] Sunddararaj, S. P., Rangarajan, S. S., & Subashini, N. (2020). An Extensive Review of Multilevel Inverters Based on Their Multifaceted Structural Configuration, Triggering Methods and Applications. *Electronics* 2020, Vol. 9, Page 433, 9(3), 433. <https://doi.org/10.3390/ELECTRONICS9030433>
- [23] Upreti, S., Kumar Yadav, S., Singh, B., & Kumar, N. (2022). Power Quality Improvement with Seven Level Packed-E Cell for Renewable Applications. 2022 IEEE Global Conference on Computing, Power and Communication Technologies, GlobConPT 2022. <https://doi.org/10.1109/GLOBCONPT57482.2022.9938315>
- [24] Upreti, S., Singh, B., & Kumar, N. (2022). Harmonics Minimization in PUC Type Solar Multilevel Converter with Multicarrier Switching Schemes. *IEEE Transactions on Industry Applications*. <https://doi.org/10.1080/03772063.2022.2081625>
- [25] Vashishtha, G., Kulkarni, R. D., & Antony, L. M. (2022). Design, Simulation and Comparative Analysis of Novel Nine Level Symmetrical Multilevel Inverter with Improved THD and Reduced Number of Switches for Power Quality Improvement. 2022 2nd International Conference on Intelligent Technologies, CONIT 2022. <https://doi.org/10.1109/CONIT55038.2022.9848172>
- [26] Wang, Y., Aksoz, A., Geury, T., Ozturk, S. B., Kivanc, O. C., & Hegazy, O. (2020). A Review of Modular Multilevel Converters for Stationary Applications. *Applied Sciences* 2020, Vol. 10, Page 7719, 10(21), 7719. <https://doi.org/10.3390/APP10217719>

- [28] Wang, Y., Ye, J., Ku, R., Shen, Y., Li, G., & Liang, J. (2023). A modular switched-capacitor multilevel inverter featuring voltage gain ability. *Journal of Power Electronics*, 23(1), 11–22. <https://doi.org/10.1007/S43236-022-00508-9/FIGURES/11>
- [29] Yahya, A., & Usman Ali, S. M. (2020). Optimum pulse-width modulation strategy for a symmetric cascaded multilevel inverter. *International Journal of Power Electronics*, 11(1), 38–55. <https://doi.org/10.1504/IJPELEC.2020.103949>
- [30] Zhang, C. (2023). Fundamentals of Grid-Connected Power Converters. *Advanced Control of Grid-Connected High-Power Converters*, 17–86. [https://doi.org/10.1007/978-981-19-8998-8\\_2](https://doi.org/10.1007/978-981-19-8998-8_2)